



## Contact

### Phone

+91-8275381582

### Email

korde.charudatta@gmail.com

### Address

1055, Primior bairo,  
santacruz, Goa 403005

## Expertise

- Artificial Intelligence (AI)
- Machine Learning & Deep Learning
- Generative AI & LLMs
- FPGA & Embedded System Design
- Blockchain & Decentralized Systems
- Cybersecurity & Network Security

## Research & Projects

- Journals: 4 + Conferences: 5
- Foss GitHub projects: 9
- Academic projects: 6
- Guidance: 6 Master's students
- Articles published: 19 posts

## Language

English

Hindi

Marathi

Kokani



## Links

Scopus ID: 57209272684  
ORCID: 0000-0003-0055-4997  
Researcher ID: PMW-8170-2026  
Google Scholar: wdLkz5MAAAJ  
GitHub: charudatta10  
Linkdin: charudatta-korde  
Vidwan id: 691093  
Portfolio: <https://tinyurl.com/5946nxxt>

## Reference

### Dr. Jovi Jose Salvador D'Silva

Assitant professor

Phone: 7774097231

Email: [jovi.dsilva@nfsu.ac.in](mailto:jovi.dsilva@nfsu.ac.in)

# Charudatta Korde

Educator. Researcher. Engineer. Developer

## Experience

2024 – 2026\*

NFSU

### Lecturer (1 year 5 months)

Teaching Incident Response and Vulnerability Assessment & Penetration Testing (VAPT), integrating applied cybersecurity practice with system-level analysis and research-informed instruction.

2024

GPCM

### Visiting Faculty (3 months)

Conducted laboratory instruction in Basic Electronics, emphasizing circuit fundamentals, measurement techniques, and applied engineering principles.

2019

Intel

### Software Validation Engineer (6 months)

Validated Quartus tool flows, contributing to verification processes, workflow robustness, and software quality assurance.

## Education

2017 - 2026\*

(Thesis Submitted)

NIT Goa

### PhD (AI on edge devices - VLSI) - 8.6 CGPA

My doctoral research focuses on VLSI architectures and reconfigurable computing, with an emphasis on hardware acceleration of GANs on FPGA-based edge devices. The work explores energy-efficient dataflow design, quantization techniques, and hardware-software co-design for real-time AI inference. The goal is to enable low-latency, power-optimized deep learning acceleration for resource-constrained edge systems.

2015 - 2017

Goa University

### Master in Engineering (Microelectronics) - 8.0 CGPA

During my Master's program, I built strong foundations in CMOS technology, analog and digital VLSI design, and semiconductor device physics. I gained hands-on experience in HDL modeling, ASIC design flow, timing analysis, and low-power circuit techniques. The program prepared me for advanced research and hardware-centric system design.

2011 - 2015

Goa University

### Bachelor in Engineering (EEE) - 76%

My undergraduate studies provided a broad foundation in circuit theory, digital systems, control systems, and power electronics. Through laboratory work and projects, I developed practical skills in embedded systems and electronic design. This degree established the technical base that led me toward specialization in microelectronics and VLSI.

